Recent faq
Blog Archive
-
►
2007
(31)
-
►
October
(27)
- In scan chains if some flip flops are +ve edge tri...
- What is difference between normal buffer and clock...
- What is difference between HFN synthesis and CTS?
- Is it possible to have a zero skew in the design?
- What you mean by scan chain reordering?
- On what basis we decide the clock frequency in any...
- What is JTAG?
- ASIC Design Check List
- Digital design Interview Questions
- IC Fabrication
- Verification Interview Questions
- Others
- CMOS Design Interview Questions
- Design For Manufacture-DFM
- VLSI general
- System on Chip-SoC
- Physical Design Interview Questions
- ASIC General
- Layout Inerview Questions
- Simulation
- Design For Test-DFT
- Timing Analysis Interview Questions
- Synthesis Interview Questions
- FPGA Interview Questions
- Verilog Interview Questions
- Basic Microelectronics Interview Questions
- VLSI FAQ ... just the beginning !
-
►
October
(27)
ASIC Articles
Subscribe
Contents
- ASIC (7)
- Basic gates using MUX (6)
- Basic Microelectronics (1)
- CMOS Design (1)
- Design For Manufacture-DFM (1)
- Design For Test-DFT (3)
- Digital design (9)
- Embedded etc (1)
- FPGA (3)
- hold (1)
- IC Fabrication (1)
- Layout (1)
- Others ..DSP (1)
- Physical Design (9)
- setup (1)
- Simulation (1)
- Static Timing Analysis (STA) (4)
- Synthesis (7)
- System on Chip-SoC (1)
- Timing Analysis (7)
- Verification (4)
- Verilog (1)
- VLSI (4)
Blogroll
0 comments:
Post a Comment